



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

REC'D 19 JUN 2003

WIPO PCT

Bescheinigung

Certificate

Attestation

Die angehefteten Unterla-
gen stimmen mit der
ursprünglich eingereichten
Fassung der auf dem näch-
sten Blatt bezeichneten
europäischen Patentanmel-
dung überein.

The attached documents
are exact copies of the
European patent application
described on the following
page, as originally filed.

Les documents fixés à
cette attestation sont
conformes à la version
initialement déposée de
la demande de brevet
européen spécifiée à la
page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02077286.9

PRIORITY DOCUMENT
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH
RULE 17.1(a) OR (b)

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk

DEN HAAG, DEN
THE HAGUE,
LA HAYE, LE

27/03/03

BEST AVAILABLE COPY



**Europäisches
Patentamt**

**European
Patent Office**

**Office européen
des brevets**

**Blatt 2 der Bescheinigung
Sheet 2 of the certificate
Page 2 de l'attestation**

Anmeldung Nr.:
Application no.:
Demande n°: **02077286.9**

Anmeldetag:
Date of filing:
Date de dépôt: **11/06/02**

Anmelder:
Applicant(s):
Demandeur(s):
**Koninklijke Philips Electronics N.V.
5621 BA Eindhoven
NETHERLANDS**

Bezeichnung der Erfindung:
Title of the invention:
Titre de l'invention:

Resistor network such as a resistor ladder network and a method for manufacturing such a resistor network

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s) revendiquée(s)

Staat:
State:
Pays:

Tag:
Date:
Date:

Aktenzeichen:
File no.
Numéro de dépôt:

Internationale Patentklassifikation:
International Patent classification:
Classification Internationale des brevets:

/

Am Anmeldetag benannte Vertragsstaaten:
Contracting states designated at date of filing:
Etats contractants désignés lors du dépôt:

AT/BE/CH/CY/DE/DK/ES/FI/FR/GB/GR/IE/IT/LI/LU/MC/NL/PT/SE/TR

Bemerkungen:
Remarks:
Remarques:

Resistor network such as a resistor ladder network and a method for manufacturing such a resistor network

EPO - DE 1

11.06.2002

(17)

The invention relates to a resistor network such as a resistor ladder network, comprising at least a resistor body which is provided with at least a column of taps situated between a first tap and a second tap, wherein, in use, at least two taps can be connected with respective first and second sources of reference input potentials, and wherein each tap of the at least one column of taps can be used for outputting an output potential via a contact area connected with the concerning tap. Furthermore the invention relates to method for manufacturing a resistor network such as a resistor ladder network, comprising the following step:

manufacturing a resistor network comprising a resistor body with at least a column of taps, wherein the taps are situated between a first tap and a second tap.

Said resistor networks and said methods for manufacturing such resistor networks are known in actual practice. The taps of the resistor networks can be connected with (metal) contact areas which can be connected with metal connecting wires. Mostly, metal plates are used for forming the contact areas. The sources of reference input potentials or reference voltages can be connected via respective metal connecting wires with the respective contact areas connected with the respective first and second taps.

Subsequently, output potentials or output voltages can be outputted via metal wires which are connected with contact areas connected with taps between the first tap and the second tap. In this way, a series of precisely derived (partial) potentials of said reference input potentials can be generated by the resistor network.

The said resistor network can for example be used in an A/D or in a D/A converter. In order to obtain converters with a high linearity it is of importance to use resistor networks with a high linearity. For this, the electrical resistances of the parts of the resistor body between successive taps have to be essentially equal. Differences in electrical resistances of different parts of the resistor body are called a mismatch of the resistor network or a mismatch of resistor network elements. It is a main object of the invention to minimize this mismatch.

There are several causes which result in the mismatch discussed hereinbefore. A first possible cause is the existence of local irregularities in the resistor body. Examples of such irregularities are edge roughnesses or, in the case of semiconductor networks, local disruptions in dopant concentration. These irregularities occur during manufacturing in particular at the area or perimeter of the resistor body. The irregularities mainly have a random statistical character.

A first approach to counter the said mismatch is to create relatively large physical dimensions of the resistor body. As a consequence of this, the relative effect of the irregularities is reduced, and thus the mismatch is reduced.

A disadvantage of the first approach mentioned above is that the physical dimensions of the resistor body have to be increased. Increasing the physical dimensions of the resistor body is contrary to the development of miniaturization of ladder networks like the development of semiconductor resistor ladder networks. Large ladder networks will require relatively much silicon material and relatively much space in apparatus wherein they are applied. Furthermore, these kind of resistor ladders will suffer from parasitic capacitances. Consequently, these high precision ladder networks are relatively impractical, expensive and slow operating.

It is an object of the invention to provide a relatively inexpensive high precision resistor network with relatively small physical dimensions. Therefore, the resistor network according to the invention is characterised in that the resistor body comprises a multiple of resistor sub-bodies, wherein each resistor sub-body is connected with a column of taps, and wherein the only electrical connections between the resistor sub-bodies are electrical connections via taps connected with the resistor sub-bodies. In this way, the area and the perimeter of the resistor body is significantly enlarged while maintaining essentially the same physical dimensions. The area or perimeter comprises relatively much irregularities which are statistically averaged. Thus, the net effect of the irregularities, which inevitably occur during manufacturing, is significantly reduced.

A second cause of mismatch is that the current in the resistor sub-bodies can be disturbed at and/or in the vicinity of the taps. It is an object of an embodiment of this invention to reduce the mismatch as a consequence of the second cause. For this, the embodiment of the resistor ladder according to the invention is characterised in that each resistor sub-body is provided with at least one column of taps, wherein each tap of the

at all influenced by outputting output potentials via respectively the taps, the contact areas connected with the taps, and the metal contact wires connected with the contact areas.

A third cause of mismatch is formed by the inevitable different resistance values of parts of the resistor body between successive column positions in a column of taps.

- 5 The column position of a tap in a column of taps is defined by a (integer) value indicating the relative position of the tap with respect to the position of the first tap and the second tap of the column of taps. The said differences in electrical resistance values of parts of the resistor body appear as a consequence of placement errors of the taps. It is an object of this invention to provide an embodiment of the invention wherein the effects of the third cause are reduced.
- 10 This object is achieved with an advanced embodiment of the ladder network according to the invention, which is characterised in that a plurality of taps of a first column of taps of a first resistor sub-body is connected with a plurality of taps of a second column of taps of a second resistor sub-body, wherein each tap of the plurality of taps of the first column is connected with only one tap of the plurality of taps of the second column and wherein each tap of the
- 15 plurality of taps of the second column is connected with only one tap of the plurality of taps of the first column, and wherein each tap of the first column is shifted at least one column position with respect to the column position of the tap of the second column with which the tap of the first column is connected. During manufacturing, taps are placed in connection with the resistor sub-bodies according to corresponding column positions. This can for
- 20 example be done with mask-techniques if the resistor ladder network is a semiconductor-circuit. In such cases, placement errors of the taps at different resistor sub-bodies, but comparable column positions, are correlated. Now, by connecting taps of different resistor sub-bodies, wherein the taps are shifted mutually at least one column-position the effects of the placement errors are largely reduced. In this way a resistor network is achieved with a
- 25 high linearity. These resistor networks can be used in particular for A/D and D/A converters with a high linearity and/or a high precision.

An embodiment of the resistor network according to the invention is characterised in that the respective connections between the resistor sub-bodies via the taps are made during fabrication of the resistor network at different arbitrary positions with

30 respect to the respective taps. Since the connections with the taps are at arbitrary positions according to this embodiment the said mismatch is further minimised, resulting in a resistor network with a relatively high accuracy.

The method according to the invention is characterised in that the method also comprises the following steps:

- generating a number of resistor sub-bodies for shaping the resistor body, wherein the resistor sub-bodies are mutually electrically insulated, and wherein each resistor sub-body is connected with at least a column with taps;
- electrically connecting a plurality of taps of a first column of taps of a first resistor sub-body with a plurality of taps of a second column of taps of a second resistor sub-body, wherein each tap of the plurality of taps of the first column is connected with only one tap of the plurality of taps of the second column and wherein each tap of the plurality of taps of the second column is connected with only one tap of the plurality of taps of the first column.

With this method a resistor network according to the invention can be manufactured.

In the accompanying drawings in which certain modes for carrying out the present invention are shown for illustrative purposes:

Figure 1 is a schematic overview of a part of a first embodiment of a resistor network according to the invention;

Figure 2 is a schematic depiction of a part of the first embodiment in Figure 1;

Figure 3 is a schematic overview of an intermediate stage of a second embodiment of a resistor network according to the invention;

Figure 4a is a schematic overview of the second embodiment in a first final variant;

Figure 4b is a schematic overview of the second embodiment in a second final variant; and

Figure 5 is a schematic depiction of a part of the second embodiment of Figures 3 and 4.

Figure 1 shows a resistor network 2 which forms a resistor ladder network. The resistor ladder network 2 comprises a resistor body 4, which comprises resistor sub-bodies 5.k ($k=1, \dots, 4$). The resistor ladder network 2 also comprises columns 6.i, ($i=1, \dots, 5$) of taps. Each of the columns 6.i, ($i=1, \dots, 5$) of taps is connected with said resistor body 4 and comprises taps 6.i.j, ($j=1, \dots, 5$; $i=1, \dots, 5$). The index i denotes the number of the column 6.i of

6.i. So, in this example the taps are, in a way, situated in a matrix structure. The taps of the column 6.i of taps are situated between a first tap 8.i.1 and a second tap 8.i.J ($i=1, \dots, 5$). Furthermore, in this example, the resistor body 4 comprises first supply taps 10.k ($k=1, \dots, 4$) for connecting the resistor body 4 with a first reference input potential and second supply taps (not shown in Figure 1) for connecting the resistor body 4 with a second reference input potential. Herewith, the supply taps 10.k ($k=1, \dots, 4$) normally will be connected to the same reference potential source. It is noted that the reference input potentials can also be fed to the first tap and the last tap. Each tap, and in particular each of the taps 8.i.j ($i=1, \dots, 5; j=1, \dots, J$), can be used for outputting an output potential.

The taps 8.i.j ($i=1, \dots, 5; \text{fixed } j$) are connected with a metal contact wire 12.j, such that the taps 8.i.j ($i=1, \dots, 5; \text{fixed } j$) are on the same potential. Via the metal contact wire 12.j a j^{th} output potential or voltage from the resistor ladder 2 can be outputted ($j=1, \dots, J$). The connection of the metal wire 12.j with each of the taps 8.i.j ($i=1, \dots, 5; \text{fixed } j$) is made via a metal contact plate 14.i.j which is fixed with 3 electrical fixation points 16 with the tap 8.i.j (see for example Figure 2). The metal plate 14.i.j serves as a contact area of the tap 8.i.j.

In Figure 2 it is further clearly illustrated that the tap 8.5.j is constructed at a distance D aside of the resistor sub-body 5.4, wherein the tap 8.5.j is formed according to a T-shaped projection. In this way, the inevitable disturbing currents flowing in the resistor sub-body 5.4 in the vicinity of the tap 8.5.j will hardly if at all influence the general current flow through the major part of the resistor body 4 and its resistor sub-body 5.4. Thus the corresponding course of the potential along the resistor sub-bodies of the resistor body 4 will not unnecessarily be disturbed.

In the example of Figure 1 the resistor body 4 comprises a multiple of resistor sub-bodies 5.k ($k=1, \dots, 4$), wherein each resistor sub-body is connected with two columns of taps which in this example are situated along two sides of the resistor sub-body. It is noticed that neighbouring resistor sub-bodies share columns of taps.

In order to realize a resistor network 2 with highly linear characteristics it is of importance that potentials over parts of the resistor body 4 are proportional with the lengths of the parts of the resistor body 4, i.e. the number of successively passed taps in a column of taps. So, in this particular example of figure 1, it is desirable that the electrical resistance of the resistor body 4 between the metal wires 12.j and 12.(j+1) are independent of the value for j ($j=1, \dots, (J-1)$). However, during manufacturing irregularities occur mainly at the area or the perimeter (surfaces) of the resistor body, which causes differences/disturbances in electrical resistance along the resistor body. To minimize these differences it is desirable to realize a

resistor body 4 with a large area, such that the negative disturbance effects of the irregularities are statistically averaged out. The construction of the resistor body 4 is such that the only electrical inter-connections between the resistor sub-bodies 5.k ($k=1, \dots, 5$) of the resistor network 2 are electrical connections between taps 8.i.j of these resistor sub-bodies via metal plates 14.i.j and via the metal wires 12.j ($i=1, \dots, 5; j=1, \dots, J$). The resistor body 4 in this example of Figure 1 is divided into four resistor sub-bodies 5.k ($k=1, \dots, 4$). In this way the surface of the resistor body 4 is significantly increased.

Figure 3 schematically shows a second embodiment of a resistor network 2 according to the invention in an intermediate stage. This second embodiment is a semiconductor resistor network. Figure 3 shows four resistor sub-bodies 5.i ($i=1, \dots, 4$), wherein each sub-body 5.i is connected with two columns 6.i.A and 6.i.B of taps. The taps of the resistor network 2, which are part of the respective columns 6.i.A and 6.i.B ($i=1, \dots, 4$), are numbered respectively 8.i.j.A and 8.i.j.B ($i=1, \dots, 8; j=1, \dots, J$). The resistor sub-bodies 5.i are not yet mutually connected in this intermediate stage, but metal contact plates for connections with metal wires are already connected with the taps 8.i.j.A and 8.i.j.B ($i=1, \dots, 8; j=1, \dots, J$). During manufacturing inevitable placement errors of the respective taps 8.i.j with respect to the respective resistor sub-bodies 5.i occur. These placement errors are correlated between subsequent column positions of the same resistor sub-body and between column positions of the resistor sub-bodies. This correlation can for example occur in situations wherein the resistor network is of a semiconductor type which is fabricated by using a mask with mask-feature placement errors. An example of placement errors of taps will hereafter be discussed with reference to the example of Figure 3.

Hereafter, the resistor part (electrical resistance) of the resistor sub-body 5.i between the pair of taps 8.i.j.A, 8.i.j.B and the pair of taps 8.i.(j+1).A, 8.i.(j+1).B is called the resistance $P(i, j)$. The resistances are thus denoted in matrix-form. If a first pair of taps 8.1.j.A and 8.1.j.B for a fixed j ($j=1, \dots, (j-1)$) of resistor sub-body 5.1 is placed too close to a second pair of taps 8.1.(j+1).A and 8.1.(j+1).B, then the electrical resistance $P(1, j)$ of the part of the resistor sub-body 5.1 between these first and second pair of taps will be correspondingly too small. The placement errors of the taps are correlated. This implicates that if $P(1, j)$ is too small that the resistances

$P(i, j)$ ($i=2, 3, 4; \text{fixed } j$) will also be smaller than intended. Furthermore, the resistance $P(i, j+1)$ will generally be larger than intended. This knowledge can be used for averaging out the effects of the above mentioned errors on the possible way of averaging out.

one column position with respect to the column positions of the taps of the column 6.2.A., etc. Consequently, the resistor network in Figure 4a has successive parts of the resistor sub-bodies 4.i ($i=1, \dots, 4$) which are connected in parallel. For example, the parts P(1,1), P(2,2), P(3,3) and P(4,4) are connected in parallel. By connecting shifted parts of different resistor sub-bodies in parallel the effects of the said correlated placement errors are largely reduced. Furthermore it is shown that the parts P(2,1), P(3,1), P(3,2), P(3,3), P(4,1), P(4,2) and P(4,3) are removed from the network. The respective supply connections 10.i ($i=2, \dots, 4$) are correspondingly connected to different positions of the respective resistor sub-bodies.

In Figure 4b a resistor network 2 is shown wherein the respective connections with the respective taps are made at arbitrary positions during fabrication of the resistor network. For example, with tap 8.1.1.B a connection is made at a certain distance from one of the extremities of the tap, while with tap 8.2.1.B. a connection is made at the extremity. As a consequence of these arbitrary placements of connections with the taps different resistor values of parts of parallel resistor sub-bodies are averaged to a large extent, yielding a resistor network with a relatively high accuracy.

Figure 5 gives an illustration of how the resistor network 2 can be built up as a semiconductor network. Figure 5 is a cross-section of the taps 8.4.10.B and 8.4.11.B according to the line S'-S in the Figures 3 and 4. In Figure 5 the respective metal wires 12.7 and 12.8 are connected with respective titanium contact plates 14.4.10.B and 14.4.11.B. The titanium contact plates are in conduction with the resistor sub-body 5.4, via a layer 18 of suited resistance material, for example n-doped silicon. Furthermore, the network 2 comprises a insulator layer 24, for example of silicon-oxide.

The invention has been described according to a few embodiments. However, it should be noted that the invention can be practised otherwise than as specifically illustrated and described without departing from its spirit or scope. According to a possible modification the resistor network is provided with additional layers, which layers establish electrical connections between taps connected to different resistor sub-bodies. In this way, the current flowing through the resistor network is further homogenized and unwanted potential differences are prevented. This improves the performance of the resistor network.

CLAIMS:

EPC - DG 1

11.06.2002

(7)

1. A resistor network (2) such as a resistor ladder network, comprising at least a resistor body (4) which is provided with at least a column (6) of taps (8) situated between a first tap and a second tap, wherein, in use, at least two taps can be connected with respective first and second sources of reference input potentials, and wherein each tap of the at least one column of taps can be used for outputting an output potential via a contact area which is connected with the concerning tap, characterised in that, the resistor body (4) comprises a multiple of resistor sub-bodies (5), wherein each resistor sub-body is connected with a column (6) of taps (8), and wherein the only electrical connections between the resistor sub-bodies (5) are electrical connections via taps (8) connected with the resistor sub-bodies (5).

2. A resistor network (2) according to claim 1, characterised in that, each resistor sub-body (5) is provided with at least one column (6) of taps (8), wherein each tap (8) of the column (6) of taps (8) is an extremity such as a T-shaped or S-shaped projection which is connected with the concerning resistor sub-body (5).

3. A resistor network (2) according to one of the preceding claims, characterised in that, a plurality of taps (8) of a first column (6) of taps (8) of a first resistor sub-body is connected with a plurality of taps (8) of a second column of taps of a second resistor sub-body, wherein each tap (8) of the plurality of taps (8) of the first column is connected with only one tap of the plurality of taps of the second column and wherein each tap (8) of the plurality of taps (8) of the second column is connected with only one tap of the plurality of taps of the first column.

4. A resistor network according to claim 3, characterised in that, each tap (8) of the first column is shifted at least one column position with respect to the column position of the tap of the second column with which the tap of the first column is connected.

5. A resistor network according to claims 3 or 4, characterised in that,

the respective connections between the resistor sub-bodies with the taps (8) are made during fabrication of the resistor network at different arbitrary positions with respect to the respective taps (8).

5 6. A resistor network (2) according to one of the preceding claims, characterised in that, the resistor network (2) is a semiconductor-circuit, wherein each resistor sub-body comprises a number of resistor layers, wherein each semi-conducting resistor layer comprises at least two taps, and wherein the semi-conducting resistor layers are interconnected via the taps.

10

7. Analog-Digital converter for generating a digital output signal on the basis of an analog input signal, characterised in that, the Analog-Digital converter comprises a resistor network (2) according to one of the preceding claims.

15 8. Digital-Analog converter for generating an analog output signal on the basis of a digital input signal, characterised in that, the Digital-Analog converter comprises a resistor network (2) according to one of the claims 1-6.

9. Method for manufacturing a resistor network (2) such as a resistor ladder
20 network, comprising the following step:
- manufacturing a resistor network (2) comprising a resistor body (4) with at least a column (6) of taps (8), wherein the taps (8) are situated between a first tap and a second tap, characterised in that, the method also comprises the following steps:
- generating a number of resistor sub-bodies (5) for shaping the resistor body (4), wherein
25 the resistor sub-bodies (5) are mutually electrically insulated, and wherein each resistor sub-body (5) is connected with at least a column (6) with taps (8);
- electrically connecting a plurality of taps of a first column of taps of a first resistor sub-body with a plurality of taps of a second column of taps of a second resistor sub-body, wherein each tap of the plurality of taps of the first column is connected with only one tap
30 of the plurality of taps of the second column and wherein each tap of the plurality of taps of the second column is connected with only one tap of the plurality of taps of the first column

10. Method for manufacturing a resistor network (2) according to claim 9, characterized in that, each top of the first column is shifted at least one column position with respect to the column position of the second column with which the top of the first column is connected.

5

11. Method of manufacturing a resist network (2) according to claim 9 or 10, characterised in that the connection with the tops are made at different arbitrary positions.

ABSTRACT:

EPN - E 1

11. 06. 2002

(87)

The invention relates to a resistor network (2) such as a resistor ladder network, comprising at least a resistor body (4) which is provided with at least a column (6) of taps (8) situated between a first tap and a second tap, wherein, in use, at least two taps can be connected with respective first and second sources of reference input potentials, and

5 wherein each tap of the at least one column of taps can be used for outputting an output potential via a contact area which is connected with the concerning tap, wherein the resistor body (4) comprises a multiple of resistor sub-bodies (5), wherein each resistor sub-body (5) is connected with a column (6) of taps (8), and wherein the only electrical connections

10 between the resistor sub-bodies (5) are established by electrical connections via taps (8) connected with the resistor sub-bodies (5).

Furthermore the invention relates to a method for manufacturing a resistor network (2) such as a resistor ladder network.

Figure 4




FIG. 1




FIG. 2




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.